VHDL의 User-defined data types
3907 단어 user
VHDL allows the user to define own data types.
1 user-defined integer types
-- This is indeed the pre-defined type integer
type integer is range -2147483647 to +2147483647;
-- indeed the pre-defined type natural
type natural is range 0 to +2147483647;
-- user-defined subset of integers
type my_integer is range -32 to 32;
-- user-defined subset of integers or naturals
type student_grade is range 0 to 100;2 user-defined enumerated types
-- This is indeed the pre-defined type BIT
type bit is ('0','1'); -- user-defined subset of std_logic
type my_logic is ('0','1','Z');
-- indeed the pre-defined type of BIT_VECTOR
-- range <> is used to indicate that the range is unconstrained
-- NATURAL range <> indicate the range must fall within the NATURAL range
type BIT_VECTOR is array (NATURAL range <>) of BIT;
-- an enumerated data type, typical of finte state machines
type state is (idle, forward, backward, stop);
-- another enumerated data type
type color is (red, green, blue, white)The encoding of enumerated types is done sequentially and automatically. For example, for the type color above, two bits are necessary (there are four states), being ‘‘00’’ assigned to the first state (red), ‘‘01’’ to the second (green), ‘‘10’’ to the next (blue), and finally ‘‘11’’ to the last state (white).
이 내용에 흥미가 있습니까?
현재 기사가 여러분의 문제를 해결하지 못하는 경우 AI 엔진은 머신러닝 분석(스마트 모델이 방금 만들어져 부정확한 경우가 있을 수 있음)을 통해 가장 유사한 기사를 추천합니다:
ios background location updateAbout positioning There are three official recommendations The significant-change location service (Recommended) Foregro...
텍스트를 자유롭게 공유하거나 복사할 수 있습니다.하지만 이 문서의 URL은 참조 URL로 남겨 두십시오.
CC BY-SA 2.5, CC BY-SA 3.0 및 CC BY-SA 4.0에 따라 라이센스가 부여됩니다.
좋은 웹페이지 즐겨찾기
